

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 07-183646  
 (43)Date of publication of application : 21.07.1995

(51)Int.Cl. H05K 3/32  
 H05K 1/18  
 H05K 3/24  
 H05K 3/28


(21)Application number : 05-324371 (71)Applicant : TOSHIBA CORP  
 (22)Date of filing : 22.12.1993 (72)Inventor : OHIRA HIROSHI

## (54) WIRING BOARD AND MOUNTING METHOD USING IT

### (57)Abstract:

**PURPOSE:** To obtain a circuit device of high reliability at low cost by covering with an unhardened insulating resin layer at least part of a surface of a wiring board for mounting equipped with a group of conductive bumps, which has a connection pad group, each equipped with a conductive bump.

**CONSTITUTION:** A chip mounter is used for a conductive bump 4 of a wiring board 5 for mounting to match, position and arrange electrodes 6a and 6b of a chip-shape resistant element. For this positioning arrangement, a weight is applied instantaneously to the chip mounter to make the tip of the conductive bump 4 in a crushed shape, thus reducing the conductive bump 4 height. Next, this is left in room temperature to harden a room-temperature hardening type silicone resin as an unhardened-shape insulating resin layer 3. This enables the unhardened insulating resin layer 3 to isolate and insulate each connecting part. On the other hand, once it is hardened, its connecting parts are protected from the outer surface and making packaged electronic parts and the wiring board into one unit and fixing it are promoted, thus obtaining the packaged circuit device of high reliability.



### LEGAL STATUS

[Date of request for examination] 20.04.1999

[Date of sending the examiner's decision of rejection] 17.07.2001

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision] 2001-14495